Introduction
Single electron devices and their integrated circuits are very promising for future LSIs because of their potential in ultra-low power consumption and large scale integration. In the previous study, we reported on NAND/AND logic circuits based on binary decision diagram (BDD) integrating four single electron transistors (SETs) by using selective area metalorganic vapor phase epitaxy (SA-MOVPE) [1] . Here, we report on the fabrication of a 1-bit BDD adder, which consists of AND and XOR logic circuits to obtain carry and sum, respectively, integrating three SETs. Figure 1 shows a scanning electron microscope (SEM) image of the 1-bit BDD adder. Three SETs are integrated in this circuit, consisting of four ohmic pads (T1, T2, T3, T4), three control gates (CG1, CG2, CG3), and two main gates (MG1, MG2). Each control gate is used to form the quantum dot and tunneling barriers and to tune the phase of Coulomb oscillations [2] . Main gates are the input for the 1-bit adder.
Circuit structure and fabrication
The operation of this circuit as a BDD 1-bit full adder is as follows. In single electron BDD node devices, logic output, "1" or "0", is determined by the two terminals from which a messenger electron exits [3] . Because the messenger always takes either of the two terminals, the determination of the logic output can be completed simply by monitoring the current output of one terminal. Thus, we can contract terminal "0". A device enclosed by a white circle in Fig.1 is a triple-gate SET. As proposed by Takahashi et al., such multiple gate SET can realize XOR logic if the inputs for the three gates are set appropriately [4] . That is, output current at T2 is obtained such that T2=MG1 + MG2. In contrast, two SETs in series enclosed by a white box in Fig.1 is a contracted BDD AND circuit, in which the output current at T4 is only obtained when both SET is on status (T4=MG2·MG3). With these BDD XOR and AND devices, sum and carry of logic input MG1 and MG2 can be obtained at T2 and T4, respectively.
The circuit is fabricated by using SA-MOVPE on a partially masked substrate with a zig-zag opening area. Figure 2 (a) shows the mask pattern of the substrate for one SET [5] . SiON was used as a mask of SA-MOVPE and the pattern was fabricated by electron beam lithography and wet chemical etching. The SET structure is shown schematically in Fig.2 (b) . GaAs/AlGaAs selectively doped double heterostructures were grown by SA-MOVPE at 700 . Typical values of the electron mobility and sheet carrier concentration of two dimensional electron gas (2DEG) formed on a reference planner substrate were 52,000 cm 2 /Vs and 6.7 10 11 cm -2 at 77K, respectively.
After the growth, Ge/Au/Ni/Au (50/100/25/1000 nm) ohmic contacts at the source and drain, and Cr/Au (10/25 nm) Schottky contacts for gates were formed by lift-off technique. The transport properties of SETs and circuit operations are measured at low temperature. Typical Coulomb gaps of the fabricated SETs are from 4.0 mV to 6.0mV.
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Results and discussion
To show the basic performance of three circuits we measured the principle and experimental BDD XOR and AND devices independently. Figures 3 (a) and (b) show the principle and experimental XOR operation using triple gate SET. All the gates are directly coupled to the Coulomb island (dot) via gate capacitors. Therefore, by utilizing the oscillatory conductance characteristics of the Coulomb blockade, it is possible to bring an multiple-gate SET to be on-status if only one of the gate bias corresponds to the logic input "1", and it is brought into off-status when two of the input is "1". These are schematically shown in Fig.3  (a) . In the experiment we used MG1 and MG2 for the logic input. The input amplitude ( V) is V MG1 = 60mV (-1420 and -1480mV for "1" and "0" input) and V MG2 = 30 mV (-400 and -430mV for "1" and "0"). One can see the current output at T4 for exceeds a threshold set at 10pA for MG1=MG2="0" and MG1=MG2="1", giving "1" and "0" output, respectively. This demonstrates the BDD XOR operation using one multiple-gate SET.
Figures 4 (a) and (b) show the AND operation using two SETs. In the present experiment, CG2 and CG3 are used for logic input instead of MG1 and MG2. In this measurement, T1 and T2 were set to be open and MG1, MG2 and CG1 were grounded. Coulomb oscillations were observed for SET2 and SET3 at 1.5K. Now, we define input "0" at the Coulomb blockade region off-status and input "1" at Coulomb peak (on-status). Corresponding gate voltages are V CG2 = -1.70 V and V CG3 = -2.10 V at on-status and V CG2 = -1.60 V and V CG3 = -1.98 V at off-status. When both input was set to "1", current output is obtained at terminal T4 indicating logic output "1". On the other hand when one of inputs was set to "0", the output was "0", because there were not current output at terminal T4.
These results clearly demonstrate single electron BDD XOR and AND logic operation. A 1-bit full adder operation using these circuits is possible by three SETs if one can adjust the voltage swing of main gate between three SETs to change their on/off status. [4] Y.Takahashi, A. Fujiwara, K. Yamazaki, H. Namatsu, K. Kurihara, and K.Murase, Appl. Phys. Lett., 76, 637(2000) . 
